mirror of
				https://github.com/PabloMK7/citra.git
				synced 2025-10-31 05:40:04 +00:00 
			
		
		
		
	armemu: Get rid of bitwise parenthesis warnings
This commit is contained in:
		
							parent
							
								
									8ac22e7efc
								
							
						
					
					
						commit
						eaae0ad502
					
				
					 1 changed files with 4 additions and 4 deletions
				
			
		|  | @ -6084,7 +6084,7 @@ L_stm_s_takeabort: | ||||||
| 				break; | 				break; | ||||||
| 			} | 			} | ||||||
| 
 | 
 | ||||||
| 			Rm = ((state->Reg[BITS(0, 3)] >> ror) & 0xFF) | ((state->Reg[BITS(0, 3)] << (32 - ror)) & 0xFF) & 0xFF; | 			Rm = ((state->Reg[BITS(0, 3)] >> ror) & 0xFF) | (((state->Reg[BITS(0, 3)] << (32 - ror)) & 0xFF) & 0xFF); | ||||||
| 			if (Rm & 0x80) | 			if (Rm & 0x80) | ||||||
| 				Rm |= 0xffffff00; | 				Rm |= 0xffffff00; | ||||||
| 
 | 
 | ||||||
|  | @ -6129,7 +6129,7 @@ L_stm_s_takeabort: | ||||||
| 			if (ror == -1) | 			if (ror == -1) | ||||||
| 				break; | 				break; | ||||||
| 
 | 
 | ||||||
| 			Rm = ((state->Reg[BITS(0, 3)] >> ror) & 0xFFFF) | ((state->Reg[BITS(0, 3)] << (32 - ror)) & 0xFFFF) & 0xFFFF; | 			Rm = ((state->Reg[BITS(0, 3)] >> ror) & 0xFFFF) | (((state->Reg[BITS(0, 3)] << (32 - ror)) & 0xFFFF) & 0xFFFF); | ||||||
| 			if (Rm & 0x8000) | 			if (Rm & 0x8000) | ||||||
| 				Rm |= 0xffff0000; | 				Rm |= 0xffff0000; | ||||||
| 
 | 
 | ||||||
|  | @ -6216,7 +6216,7 @@ L_stm_s_takeabort: | ||||||
| 				break; | 				break; | ||||||
| 			} | 			} | ||||||
| 
 | 
 | ||||||
| 			Rm = ((state->Reg[BITS(0, 3)] >> ror) & 0xFF) | ((state->Reg[BITS(0, 3)] << (32 - ror)) & 0xFF) & 0xFF; | 			Rm = ((state->Reg[BITS(0, 3)] >> ror) & 0xFF) | (((state->Reg[BITS(0, 3)] << (32 - ror)) & 0xFF) & 0xFF); | ||||||
| 
 | 
 | ||||||
| 			if (BITS(16, 19) == 0xf) | 			if (BITS(16, 19) == 0xf) | ||||||
| 				/* UXTB */ | 				/* UXTB */ | ||||||
|  | @ -6260,7 +6260,7 @@ L_stm_s_takeabort: | ||||||
| 			if (ror == -1) | 			if (ror == -1) | ||||||
| 				break; | 				break; | ||||||
| 
 | 
 | ||||||
| 			Rm = ((state->Reg[BITS(0, 3)] >> ror) & 0xFFFF) | ((state->Reg[BITS(0, 3)] << (32 - ror)) & 0xFFFF) & 0xFFFF; | 			Rm = ((state->Reg[BITS(0, 3)] >> ror) & 0xFFFF) | (((state->Reg[BITS(0, 3)] << (32 - ror)) & 0xFFFF) & 0xFFFF); | ||||||
| 
 | 
 | ||||||
| 			/* UXT */ | 			/* UXT */ | ||||||
| 			/* state->Reg[BITS (12, 15)] = Rm; */ | 			/* state->Reg[BITS (12, 15)] = Rm; */ | ||||||
|  |  | ||||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue