Forks/citra
1
0
Fork 0
mirror of https://github.com/PabloMK7/citra.git synced 2025-11-03 23:28:48 +00:00
Code Issues Projects Releases Packages Wiki Activity

Merge pull request #3227 from MerryMage/cro

Browse source 
Allow for partial invalidation of instruction cache
This commit is contained in:
bunnei 2017-12-06 22:43:58 -05:00 • committed by GitHub
commit d8ba07a430
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
8 changed files with 26 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/core/arm/dynarmic/arm_dynarmic.cpp
View file

@ -187,6 +187,10 @@ void ARM_Dynarmic::ClearInstructionCache() {
}
}
void ARM_Dynarmic::InvalidateCacheRange(u32 start_address, size_t length) {
jit->InvalidateCacheRange(start_address, length);
}
void ARM_Dynarmic::PageTableChanged() {
current_page_table = Memory::GetCurrentPageTable();

1
src/core/arm/dynarmic/arm_dynarmic.h
View file

@ -41,6 +41,7 @@ public:
void PrepareReschedule() override;
void ClearInstructionCache() override;
void InvalidateCacheRange(u32 start_address, size_t length) override;
void PageTableChanged() override;
private: