mirror of
				https://github.com/PabloMK7/citra.git
				synced 2025-10-30 21:30:04 +00:00 
			
		
		
		
	added a SETABORT method that does not update LR (for HLE'd SVC that does not jump appcore CPU to an IRQ vector)
This commit is contained in:
		
							parent
							
								
									9a9b7b289a
								
							
						
					
					
						commit
						cd7de52fea
					
				
					 1 changed files with 11 additions and 0 deletions
				
			
		|  | @ -229,6 +229,17 @@ extern ARMword isize; | ||||||
|     }									\ |     }									\ | ||||||
|   while (0) |   while (0) | ||||||
| 
 | 
 | ||||||
|  | #define SETABORT_SKIPBRANCH(i, m, d)						\ | ||||||
|  |   do									\ | ||||||
|  |     { 									\ | ||||||
|  |       int SETABORT_mode = (m);						\ | ||||||
|  | 									\ | ||||||
|  |       ARMul_SetSPSR (state, SETABORT_mode, ARMul_GetCPSR (state));	\ | ||||||
|  |       ARMul_SetCPSR (state, ((ARMul_GetCPSR (state) & ~(EMODE | TBIT))	\ | ||||||
|  | 			     | (i) | SETABORT_mode));			\ | ||||||
|  |     }									\ | ||||||
|  |   while (0) | ||||||
|  | 
 | ||||||
| //#ifndef MODE32
 | //#ifndef MODE32
 | ||||||
| #define VECTORS 0x20 | #define VECTORS 0x20 | ||||||
| #define LEGALADDR 0x03ffffff | #define LEGALADDR 0x03ffffff | ||||||
|  |  | ||||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue