mirror of
				https://github.com/PabloMK7/citra.git
				synced 2025-10-31 05:40:04 +00:00 
			
		
		
		
	armemu: Fix parenthesis warnings regarding bitwise ops
This commit is contained in:
		
							parent
							
								
									2aa2d341d0
								
							
						
					
					
						commit
						b4256431aa
					
				
					 1 changed files with 4 additions and 4 deletions
				
			
		|  | @ -5724,7 +5724,7 @@ L_stm_s_takeabort: | |||
|                 s16 a2 = ((state->Reg[src1] >> 0x10) & 0xFFFF); | ||||
|                 s16 b1 = (state->Reg[src2] & 0xFFFF); | ||||
|                 s16 b2 = ((state->Reg[src2] >> 0x10) & 0xFFFF); | ||||
|                 state->Reg[tar] = (a1 - a2)&0xFFFF | (((b1 - b2)&0xFFFF)<< 0x10); | ||||
|                 state->Reg[tar] = ((a1 - a2) & 0xFFFF) | (((b1 - b2)&0xFFFF)<< 0x10); | ||||
|                 return 1; | ||||
|             } | ||||
|             else if ((instr & 0xFF0) == 0xf10)//sadd16
 | ||||
|  | @ -5736,7 +5736,7 @@ L_stm_s_takeabort: | |||
|                 s16 a2 = ((state->Reg[src1] >> 0x10) & 0xFFFF); | ||||
|                 s16 b1 = (state->Reg[src2] & 0xFFFF); | ||||
|                 s16 b2 = ((state->Reg[src2] >> 0x10) & 0xFFFF); | ||||
|                 state->Reg[tar] = (a1 + a2)&0xFFFF | (((b1 + b2)&0xFFFF)<< 0x10); | ||||
|                 state->Reg[tar] = ((a1 + a2) & 0xFFFF) | (((b1 + b2)&0xFFFF)<< 0x10); | ||||
|                 return 1; | ||||
|             } | ||||
|             else if ((instr & 0xFF0) == 0xf50)//ssax
 | ||||
|  | @ -5748,7 +5748,7 @@ L_stm_s_takeabort: | |||
|                 s16 a2 = ((state->Reg[src1] >> 0x10) & 0xFFFF); | ||||
|                 s16 b1 = (state->Reg[src2] & 0xFFFF); | ||||
|                 s16 b2 = ((state->Reg[src2] >> 0x10) & 0xFFFF); | ||||
|                 state->Reg[tar] = (a1 - b2) & 0xFFFF | (((a2 + b1) & 0xFFFF) << 0x10); | ||||
|                 state->Reg[tar] = ((a1 - b2) & 0xFFFF) | (((a2 + b1) & 0xFFFF) << 0x10); | ||||
|                 return 1; | ||||
|             } | ||||
|             else if ((instr & 0xFF0) == 0xf30)//sasx
 | ||||
|  | @ -5760,7 +5760,7 @@ L_stm_s_takeabort: | |||
|                 s16 a2 = ((state->Reg[src1] >> 0x10) & 0xFFFF); | ||||
|                 s16 b1 = (state->Reg[src2] & 0xFFFF); | ||||
|                 s16 b2 = ((state->Reg[src2] >> 0x10) & 0xFFFF); | ||||
|                 state->Reg[tar] = (a2 - b1) & 0xFFFF | (((a2 + b1) & 0xFFFF) << 0x10); | ||||
|                 state->Reg[tar] = ((a2 - b1) & 0xFFFF) | (((a2 + b1) & 0xFFFF) << 0x10); | ||||
|                 return 1; | ||||
|             } | ||||
|             else printf ("Unhandled v6 insn: sadd/ssub\n"); | ||||
|  |  | |||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue