Forks/citra
1
0
Fork 0
mirror of https://github.com/PabloMK7/citra.git synced 2025-10-31 05:40:04 +00:00
Code Issues Projects Releases Packages Wiki Activity

dyncom: Correct SXTAB16 and SXTB16

Browse source
This commit is contained in:
MerryMage 2017-02-18 19:45:24 +00:00
parent 2889372e47
commit b125388152
1 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

8
src/core/arm/dyncom/arm_dyncom_interpreter.cpp
View file

@ -3928,13 +3928,13 @@ SXTB16_INST : {
if (inst_cream->Rn == 15) { if (inst_cream->Rn == 15) {
u32 lo = (u32)(s8)rm_val; u32 lo = (u32)(s8)rm_val;
u32 hi = (u32)(s8)(rm_val >> 16); u32 hi = (u32)(s8)(rm_val >> 16);
RD = (lo | (hi << 16)); RD = (lo & 0xFFFF) | (hi << 16);
} }
// SXTAB16 // SXTAB16
else { else {
u32 lo = (rn_val & 0xFFFF) + (u32)(s8)(rm_val & 0xFF); u32 lo = rn_val + (u32)(s8)(rm_val & 0xFF);
u32 hi = ((rn_val >> 16) & 0xFFFF) + (u32)(s8)((rm_val >> 16) & 0xFF); u32 hi = (rn_val >> 16) + (u32)(s8)((rm_val >> 16) & 0xFF);
RD = (lo | (hi << 16)); RD = (lo & 0xFFFF) | (hi << 16);
} }
} }