Forks/citra
1
0
Fork 0
mirror of https://github.com/PabloMK7/citra.git synced 2025-10-30 21:30:04 +00:00
Code Issues Projects Releases Packages Wiki Activity

Dyncom: Correct implementation of STM for R15

Browse source
This commit is contained in:
MerryMage 2016-08-14 00:49:34 +01:00
parent 3c3a6cb2af
commit 50407a8dc8
1 changed files with 4 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

7
src/core/arm/dyncom/arm_dyncom_interpreter.cpp
View file

@ -3228,7 +3228,7 @@ unsigned InterpreterMainLoop(ARMul_State* cpu) {
addr += 4; addr += 4;
} }
if (BIT(inst_cream->inst, 15)) { if (BIT(inst_cream->inst, 15)) {
cpu->WriteMemory32(addr, cpu->Reg_usr[1] + 8); cpu->WriteMemory32(addr, cpu->Reg[15] + 8);
} }
} else { } else {
for (int i = 0; i < 15; i++) { for (int i = 0; i < 15; i++) {
@ -3243,8 +3243,9 @@ unsigned InterpreterMainLoop(ARMul_State* cpu) {
} }
// Check PC reg // Check PC reg
if (BIT(inst_cream->inst, 15)) if (BIT(inst_cream->inst, 15)) {
cpu->WriteMemory32(addr, cpu->Reg_usr[1] + 8); cpu->WriteMemory32(addr, cpu->Reg[15] + 8);
}
} }
} }
cpu->Reg[15] += cpu->GetInstructionSize(); cpu->Reg[15] += cpu->GetInstructionSize();